We show that the intrinsic cutoff frequency increases as the gate length scales down to 1 nm, and it is well above THz at L G = 1 nm. The gate fringing capacitance, however, could significantly lower the cutoff frequency, which is especially important at a short gate length of 1 nm. Simulation of a TMDC FET inverter shows that a small intrinsic delay, large voltage gain, and sufficiently large static noise margin can be maintained at an aggressively scaled gate length below 5 nm. 2-D TMDC FETs with a gate length down to 1 nm should have good performance potential in both radio frequency and digital electronics applications.
scale are assessed by solving nonequilibrium Green's function (NEGF) transport equation self-consistently with the Poisson equation. The effects of the gate spacer and underlap doping on the device I -V characteristics are investigated for the TMDC FETs with a short gate length. The scaling behaviors with regard to the gate length are examined. Both high-frequency performance potential and digital electronics performance potential of TMDC FETs are investigated. The results show a large cutoff frequency at a gate length of L G = 1 nm, and the value is sensitive to the gate spacer and underlap doping designs of the FET. Simulation of a TMDC FET inverter shows that a small intrinsic delay and a large voltage gain, and a sufficiently large static noise margin can be maintained at an aggressively scaled gate length beyond the end of the ITRS roadmap.
Section II describes the simulation approach. Section III discusses the dc I -V characteristics and scaling behaviors with regard to the gate length and underlap length, the cutoff frequency for high-frequency electronics applications, and characteristics of a TMDC-FET-based inverter for digital electronics applications.
II. APPROACH
The modeled device, a double-gated monolayer TMDC FET with a gate length of L G = 1 nm, a high-κ insulator thickness of t ins = 3 nm, and a dielectric constant κ ins = 20 is schematically shown in Fig. 1(a) . Monolayer TMDC materials typically have a nearly isotropic band structure and an effective mass in the range 0.3-0.8m 0 [9] . Here, we choose the effective mass values of the monolayer MoS 2 material, m x ≈ m y ≈ 0.57m 0 , as a representative case. A metallic nanowire gate with a square cross section is assumed for simplicity. The qualitative conclusions are insensitive to the exact shape of the nanowire gate at the small gate length scale of interest.
In order to understand the effects of the gate spacer dielectric constant and the underlap doping, three devices whose structures are shown in Fig. 1 are simulated and compared: 1) a baseline FET, which is without a gate spacer [i.e., κ = 20 in the spacer region in Fig. 1(a) ] and without the underlap doping whose doping profile is shown as the dashed line in Fig. 1(b) ; 2) a FET with spacer, which is with a gate spacer of κ = 4 and without underlap doping; and 3) an underlap-doped FET with spacer, which is with a gate spacer of κ = 4 and underlap doping. For the modeled monolayer MoS 2 FETs without underlap doping, the doping density decreases 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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abruptly from the constant value in the source and drain regions of N D0 = 10 13 /cm 2 to an intrinsic gated region with a length of L G , as shown by the dashed line in Fig. 1(b) . For the modeled FET with underlap doping, the n + doped source and drain extensions have a doping density of N D0 = 10 13 /cm 2 , and a gate underlap region with a length of L u and a Gaussian profile of the doping density, as sketched by the solid line in Fig. 1(b) . The above parameters are nominal, and they are varied to examine various device issues. To obtain the device characteristics, a quantum transport equation is solved by using nonequilibrium Green's function (NEGF) formalism self-consistently with the Poisson equation in the cross section of the MoS 2 FET, as shown in Fig. 1(a) . The Poisson equation is discretized by using the finite-difference method and numerically solved in the rectangular dashed line region, as shown in Fig. 1(a) . The Dirichlet boundary condition is used at the metal gate electrodes, and the Neumann boundary condition is applied at the dashed line boundaries. The Poisson equation is expressed as follows:
where ρ is the charge density, V is potential, r is the relative dielectric constant, and 0 is vacuum permittivity.
In the NEGF treatment of carrier transport in the monolayer 2-D material channel, an effective mass description of the MoS 2 channel material with m * = 0.57m 0 is used. Because the gate length of the modeled device is extremely short, ballistic transport is assumed. Green's function is computed as [14] , [15] G(E) = [(E + i 0
where I is the identity matrix, H is Hamiltonian for the TMDC channel, and 1 and 2 are the self-energies for the source and drain contacts. The transmission is calculated as
is the broadening function of the source and drain contacts, respectively. Ideally, semi-infinite MoS 2 contacts are assumed and contact resistance is neglected. In practice, Schottky barriers between metal and doped MoS 2 induce parasitic contact resistance, which can lower device performance [16] . The current density is
in which μ 1 and μ 2 are the source and drain Fermi levels. A recursive algorithm is applied to improve the efficiency of the evaluation of nonequilibrium Green's function [15] . The NEGF transport equation and the Poisson equation are iteratively solved until self-consistency is achieved, and the source-drain current and other device characteristics of interest are computed. The gate charge per unit width is computed as
where the integral is performed along the surface of the gate in the cross section, 0 is the vacuum dielectric constant, r ( r) is the position-dependent relative dielectric constant, and ε n ( r ) is the electric field normal to the gate surface.
III. RESULTS AND DISCUSSION
A. Examination of DC I-V Characteristics in Fig. 2(c) , and the energy-resolved current density is plotted in Fig. 2(d) . The red dashed line denotes the top of the barrier. When the electron energy is below the top of the barrier, the current density is from direct source-to-drain tunneling. The percentage of direct source-to-drain tunneling in the OFF-current is 76% at a gate length of L G = 1 nm. Although the relatively large effective mass of MoS 2 suppresses the direct source-to-drain tunneling current, it still dominates the OFF-current.
Because the high-κ dielectrics in the gate spacer region in the device examined above leads to a large gate fringing capacitance, which lowers the switching speed and frequency performance as discussed later, we examine the effect of the spacer by reducing its dielectric constant from κ = 20 to κ = 4. The simulated I -V characteristics for the FET with spacer are shown in Fig. 3(a) and (b) . The results indicate that at a short gate length of 1nm, the designs of spacer have a considerably effect on the dc I -V characteristics of the transistor. At the same specified OFF-current of I OFF = 0.1 μA/μm and power supply voltage of V DD = 0.5 V, the ON-current reduces to 269 μA/μm. The subthreshold characteristics deteriorate, and the SS increases to 101 mV/decade and the DIBL increases to 267 mV/V. The output conductance increases and the output I -V characteristics show lack of saturation. The high-κ dielectrics in the gate spacer region helps improve immunity to electrostatic SCEs at a short gate length by increasing the effective channel length through the gate fringing field in the spacer region. The degraded subthreshold and output characteristics can be improved by gate underlap doping. Fig. 4 shows the simulated I -V characteristics for the underlap-doped FET with spacer whose structure is shown in Fig. 1 with L G = 1 nm. A low SS of 81 mV/decade and a DIBL of 94 mV/V can be achieved, which are lower than either FET without underlap doping, as shown in Figs. 2 and 3 . Comparisons between baseline FET, FET with spacer, and underlap-doped FET with spacer show that with the underlap doping, the ON-current value increases from 269 μA/μm for the device in Fig. 3(b) to 323 μA/μm in Fig. 4(b) due to improved SS, and the output I -V characteristics saturate better with the output conductance value decreasing from 494 to 162 μS/μm. The voltage selfgain, defined as the ratio between the transconductance and the output conductance at the ON-state, is 5.8, 3.8, and 8.3 for baseline FET, FET with spacer, and underlap-doped FET with spacer, respectively, at L G = 1 nm. The underlap doping design can significantly improve the self-gain and immunity to electrostatic SCEs.
The scaling behaviors with regard to the gate length L G is examined in Fig. 5 for both the baseline FET and the underlap-doped FET with spacer. As shown in Fig. 5(a) , when L G scales from 5 down to 1 nm, the SS value increases from 63.7 to 81.7mV/decade for the underlap-doped FET with spacer and from 64.7 to 84.6 mV/decade for the baseline FET. For both structures, the SS values are relatively low at a gate length of L G = 1 nm, and they approach the ideal value of 60 mV/decade at a gate length of L G = 5 nm. Fig. 5(b) shows the scaling behaviors of the ON-current, OFF-current, and ON/OFF current ratio. The ON-current and the OFF-current of underlap-doped FET with spacer are less sensitive to the gate length variation compared with the baseline FET, which indicates that the FET designs with gate spacer and underlap doping are beneficial to reduce the device variability due to L G variation. The ON-current of the modeled intrinsic device at L G = 1 nm is considerably larger than that in experiment in [3] , which indicates significant room for further improvement of the ON-current in the experimental device.
As discussed earlier, the gate underlap plays an essential role on the scalability of L G for the modeled FETs. The designs of the gate underlap parameter are examined next. Fig. 6(a) plots the SS and DIBL versus the underlap length for a fixed gate length of L G = 1 nm. As the underlap length increases from 5 to 15 nm, the SS decreases from 106 to 74 mV/decade and DIBL decreases from 130 to 72 mV/V. As shown in Fig. 6(b) , the ON/OFF ratio increases by over an order of magnitude as the underlap length changes from 5 to 15 nm. A larger gate underlap length is thereby preferred for better immunity to electrostatic SCEs. However, as shown in Fig. 6(b) , the ON-current decreases by about a factor of 2 as the underlap length increases, and the OFF-current decreases from 1.2 to 0.02 μA/μm. The tradeoff between improved immunity to SCEs and decrease of the ON-current as the underlap length increases needs to be considered in optimizing the underlap length.
B. Exploration of RF Performance Potential
The high-frequency performance of the MoS 2 FETs is assessed by using a quasi-static treatment. An equivalent circuit model is numerically extracted. The gate capacitance C g and the transconductance g m are obtained by running selfconsistent quantum simulations and numerically evaluating the derivatives The intrinsic cutoff frequency f T is computed as
The gate capacitance, transconductance, and cutoff frequency values are extracted with a dc bias of V DD = 0.5 V and a common specified dc current of I dc = 1000 μA/μm for three FET structures discussed earlier. Fig. 7(a) shows the gate capacitance and transconductance as a function of the gate length L G for the three devices. The baseline FET shows the largest gate capacitance, because the high-κ dielectrics in the gate fringing field region increases the gate fringing capacitance. By introducing a gate spacer with a dielectric constant of κ = 4, the gate capacitance reduces by over a factor of 2 from 0.59 to 0.24 fF/μm at L G = 1 nm. The underlapped doping design further lowers the gate capacitance by 33% to 0.16 fF/μm at L G = 1 nm. The gate capacitance values scale down with the gate length much slower than the proportional relation because of the comparable length scales of the gate length and insulator thickness. The transconductance also decreases as a function of the gate length because of the degraded gate electrostatic control of the channel, but it decreases slower than the gate capacitance. Fig. 7(b) shows that cutoff frequency increases as the gate length decreases. Both devices with a gate spacer of κ = 4 have a larger cutoff frequency than the device without the gate spacer due to smaller gate fringing capacitance. The RF performance improves for a lower dielectric constant value in the gate spacer region. At L G = 1 nm, the FET with spacer has a cutoff frequency of f T = 3.1 THz, and the underlap-doped FET with spacer has a f T = 2.2 THz. The baseline FET has the lowest cutoff frequency of f T = 1.6 THz, because lack of spacer results in a large gate fringing capacitance. To achieve a good power gain frequency ( f max ) performance, a good saturation and small output conductance in the I D − V D characteristics are preferred. Among three simulated devices, FET with spacer has the worst saturation in the output I -V characteristics, which degrades the power gain frequency f max . The underlap-doped FET with spacer has the best saturation in the output I -V characteristics, which is mostly preferred for improving the power gain frequency f max . The results show that designs of the gate spacer and underlap doping are important for improving the RF highfrequency performance. TMDC FETs with a 1nm gate length with properly designed gate spacer and underlap doping can have attractive RF performance with the cutoff frequency above 2 THz. Fig. 8 shows that the intrinsic transistor delay even increases slightly as the gate length scale down from 5 to 1 nm, for the underlap-doped FET with spacer whose structure is shown in Fig. 1 . The reason is that the decrease of the ON-current at a common specified OFF-current outpaces decrease of the gate charge change as L G decreases. Both the baseline FET and the FET with spacer whose structures are shown in Fig. 1 have qualitatively similar trend as the underlap-doped FET with spacer, all of which have a gate insulator thickness of 3 nm. The trend, however, can be reversed if the gate oxide thickness scales down. To examine the impact of the gate oxide thickness, Fig. 8 compares the FETs with different gate insulator thickness values of 3, 2, and 1 nm. For the FET with a gate insulator thickness of t ins = 1 nm, the gate insulator dielectric constant is assumed to be 4 instead of 20, to reflect that SiO 2 instead of the high-κ insulator is used. Fig. 8(b) shows that for the FETs with t ins = 2 nm and 1 nm, the trend is reversed. The intrinsic delay decreases from 0.11 to 0.08 ps as the gate length decreases from 5 nm to 1 nm at t ins = 1 nm. At a gate length of L G = 1 nm, decrease of the gate insulator thickness from 3 to 1 nm results in a large decrease of the intrinsic gate delay from 0.23 to 0.08 ps. Due to decreased ratio of the fringing capacitance to the total gate capacitance, a thinner gate oxide improves the intrinsic gate delay.
C. Exploration of Performance Potential in Digital Electronics
An inverter circuit based on the modeled MoS 2 FETs is simulated. Fig. 9(a) shows the butterfly curves of the inverter for the baseline FET, the FET with spacer, and the underlap-doped FET with spacer at L G = 1 nm. Balanced p-type and n-type transistors are assumed, because the effective mass values for electrons and holes are close in monolayer MoS 2 . Fig. 9(a) shows that good inverter characteristics can be achieved for all three devices at a gate length of L G = 1 nm. The underlap-doped FET with spacer shows the most preferred butterfly curve in terms of the largest voltage gain and static noise margin (SNM), whereas the FET with spacer shows the smallest noise margin due to lack of saturation in the output I -V characteristics, as shown in Fig. 3(b) . The scaling behaviors of the SNM as a function of the gate length is shown in Fig. 9(b) for three devices, at a power supply voltage of V DD = 0.5 V. Although the SNM decreases as the gate length decreases to 1 nm, the ratio of the SNM to V DD /2 is still >70% for either the baseline FET or the underlap-doped FET with spacer at a short gate length of L G = 1 nm. The results show that the MoS 2 FETs can offer sufficiently large voltage gain and static noise margin at a short gate length of L G = 1 nm.
IV. CONCLUSION
2-D TMDC FETs with a gate length down to 1 nm are simulated. The results indicate that the gate spacer and underlap doping play an important role in both dc and highfrequency characteristics and performance. At a gate length below 5 nm beyond the end of the ITRS roadmap, the 2-D TMDC FETs show promising performance potentials for both RF and digital electronics applications. For 1 nm-gatelength 2-D TMDC FETs with a gate spacer and underlap doping, the output characteristics show reasonably good saturation behaviors and a cutoff frequency is well above 2 THz. 
